current control input, and the current control inputs of the buffers are all connected to a control voltage input to simultaneously adjust the propagation delay of each of the buffers. In contrast to a conventional ring oscilla tor, which has an odd number of stages, a ring oscillator made of differential buffers can have an even number of buffers to provide a number of phases that is a multiple of four. The differential buffer preferably includes a pair of CMOS inverters sharing a common PMOS current sourcing transistor and a common NMOS current sink ing transistor.
6 Claims, 4 Drawing Sheets Aug. 24, 1993 The present invention relates to a voltage-controlled oscillator for use in a phase lock loop incorporating complementary-metal-oxide semiconductor (CMOS) digital logic components.
Description of the Related Art
Phase lock loops provide a means for synthesizing a clock having a frequency or phase that is precisely synchronized to a reference at a different frequency or phase. The clock is generated by a voltage-controlled oscillator (VCO) having its phase regulated by a phase comparison to the reference. In one typical application, a selected clock frequency is generated from a reference frequency by dividing the clock frequency by a first selected number A, dividing the reference frequency by a second selected number B, and comparing the phase of the two quotient signals to derive a phase difference signal that is used as a control signal to the VCO. When a condition of phase lock is achieved in the phase lock loop, the clock frequency is related to the reference frequency by the ratio A/B.
A phase lock loop can generate multiple phases of a reference signal. To generate N phases, the clock from the VCO is divided by N, and the dividend signal is compared directly to the reference, so that the clock frequency becomes N times the reference frequency, and therefore is one of the N phases. The other N-1 phases are generated by also dividing the clock by N, but using different initial remainders for each division. The division for each phase is performed by a divide by-N counter that is clocked by the clock signal and initially present with a respective remainder value.
The conventional method of using a phase lock loop for generating multiple phase signals suffers from the disadvantage that the VCO must operate at a frequency that is progressively higher than the reference fre quency for increased numbers of phases. This limitation has increased the difficulty of integrating the VCO directly onto a semiconductor chip which uses the mul tiple phase signals. This limitation has also impeded the development of certain integrated circuit chips that could use signal processing techniques based upon the availability of a large number of multiple phase signals.
SUMMARY OF THE INVENTION
In accordance with a basic aspect of the invention, a voltage-controlled oscillator has a ring of differential buffers each having a pair of differential outputs, and a voltage-controlled current source supplying a con trolled current to each of the buffers for modulating the speed of signal propagation through the buffers Each buffer provides two complementary phases exactly 180 apart, and the VCO provides a total of 2M phases spaced apart by 180/M, where M is the number of buffers in the ring.
In a preferred construction, each differential buffer includes two CMOS inverters sharing a common bias voltage, and the gates of the NMOS current source transistors are wired in parallel to receive a second bias voltage. The first and second bias voltages are supplied by a current mirror circuit so that each differential buffer receives approximately the same nominal current from its respective PMOS current source and its respec tive NMOS current sink, and so that the current is ad justed by a control voltage to the VCO. Lower current produces a slower slew rate of each buffer stage and therefore a lower frequency, and higher current pro duces a higher slew rate and therefore a higher fre quency.
The differential nature of the buffers provide precise complementary phase signals, which are not provided by a conventional ring oscillator. The differential buff ers also introduce less high frequency noise into the power supply network than single-ended buffers and offer improved power supply noise rejection. The dif ferential buffers also permit the use of an even number of buffers as opposed to the requirement for an odd number of single-ended buffers in a conventional ring
oscillator. An even number of differential buffers, for example, could generate four clock phases, which are used in some digital logic chip designs.
BRIEF DESCRIPTION OF THE DRAWING
Other objects and advantages of the present invention will become apparent upon reading the following de tailed description and upon reference to the drawings, While the invention will be described in connection with certain preferred embodiments, it will be under stood that it is not intended to limit the invention to these particular embodiments. On the contrary, it is intended to cover all modifications, alternatives, and equivalent arrangements within the scope of the inven tion, as defined by the appended claims.
DESCRIPTION OF THE PREFERRED

EMBODIMENTS
Referring now to FIG. 1 , there is shown a circuit generally designated 10 for recovering binary data and a clock from an analog input signal Sin. It is assumed, for example, that the binary data in the input signal Sin has 5,239,274 3 a data rate of 250 megabits per second, corresponding to a data sampling rate of 250 megahertz.
A conventional method of recovering binary data and a clock from an analog signal is to sample the signal at a rate of twice the data rate. The series of samples includes data samples at the 250MHz rate. The signal is sampled at twice the data rate in order to obtain, be tween each neighboring pair of data samples, an inter mediate sample from which a clocking phase error can In a conventional implementation, the voltage-con trolled oscillator oscillates at the data rate to provide the data clock. The data samples are obtained coinci dent with rising transitions of the data clock, and the intermediate samples are obtained coincident with the falling transitions of the data clock. This conventional method of data and clock recovery, however, would preclude the use of integrated circuit technologies such as conventional complementary metal oxide semicon ductor (CMOS) logic circuits, which presently cannot generate clocking signals in excess of about 50 MHz.
It is known, however, that CMOS delay flip-flops or registers can reliably sample a digital signal having frequencies in excess of at least ten times the maximum clocking rate of the CMOS circuits themselves. This is a consequence of the fact that a MOS transistor can sample a digital signal without needing to amplify that signal. Sampling at a 500 MHz rate, however, would also require ten delay flip-flops or registers which are clocked by ten different phases of a 50 MHz clock. In other words, the sampling flip-flops or registers per form a kind of serial-to-parallel conversion in which the CMOS circuitry obtains and processes groups of ten samples at a 50 MHz rate.
Turning now to the specific sampling and clock re covery circuit 10 of FIG. 1, the analog signal Sin is converted to a set of digital logic signals by a so-called "flash' analog-to-digital converter 11. The analog-to digital converter 11 includes a series of comparators 12, 13, 14 which compare the level of the analog signal to respective predefined threshold levels set by a resistive voltage divider generally designated 15. The compara tors include a comparator 13 having a threshold level set at the zero point of the analog signal, representing the mid-point between a logic one and a logic zero, so that the output of the comparator 13 indicates whether or not the analog signal carries a logic Zero or a logic one. The analog-to-digital converter 15 further has a set of comparators including the comparator 12 indicating whether the analog signal has a level significantly greater than the zero level, and a set of comparators including the comparator 14 indicating whether or not the analog signal has a level significantly less than the zero level. The comparators 12, 14 are used for deriving the clocking phase error signal, as will be further de scribed below. To sample the analog signal Sin at a rate of twice the data clocking rate, the circuit 10 includes a set of regis ters 16, 17, 18 for receiving the intermediate samples, and delay flip-flops 19, 20, 21 for receiving the data samples. In the specific example of FIG. 1, there is a combined total of six such registers and flip-flops, so that the clocking rate of the CMOS circuits, which comprise the registers and flip-flops, is one-third the clocking rate of the binary data in the analog signal Sin. In order to synchronize the data samples in each group of three data samples received in a single sam pling cycle, the circuit 10 includes a register 31 receiv ing the three data samples from flip-flops 19, 20, 21. Moreover, so that a clocking phase error estimate can be generated from each pair of neighboring samples including at least one of the three data samples, the register 31 also receives the intermediate sample from To The ability of the VCO 25 to generate a stable data clock is improved by a capacitor 54, which provides a long term memory of the frequency at which a phase lock condition is achieved. The ability of the VCO25 to initially acquire a phase-lock condition (i.e., the capture time) depends on the difference between the free-run ning frequency of the voltage-controlled oscillator 25 and the locking frequency. Therefore, it may be desir able to provide a potentiometer 55 for adjusting the free-running frequency of the VCO 25, and to limit could be modified to use additional sampling phases by adding, for each additional pair of complementary pha ses, additional registers similar to the registers 17, 20, 32. It should be appreciated, however, that as additional phases are used, the phase error between the multiple phases becomes critical because a small phase error between the phases is equivalent to a much larger phase error at the equivalent higher sampling frequency. the parasitic capacitance Cp may be augmented by ca pacitance integrated into the circuit in order to lower the frequency range of the VCO.
So that the phases of the multi-phase signals will be uniformly distributed over 360, it is desirable for the capacitance Cp to be the same for each of the buffers in the ring oscillator. This can be ensured by using identi cal circuit lay-outs for each buffer and identical loading upon the outputs of each buffer in the ring. Identical phase inversion around the ring, as should be apparent from the crossing of signal lines at the location gener ally designated 94. By using the differential buffers in the ring oscillator, each of the buffers provide a pair of signals in precise complementary phase relationship. Moreover, since the inputs and outputs of each buffer are differential, the circuit offers improved signal-to noise ratios, better noise rejection properties, and less introduction of noise into the power supply network.
Another advantage of using differential buffers in a ring oscillator is that an even number of differential buffers can be used. As shown in FIG. 5, a ring oscilla tor 100 has four differential buffers 101, 102, 103, and 104. Therefore, it is possible to generate a multi-phase signal having a number of phases that is four or a multi ple of four. This is not possible using a conventional ring oscillator having inverting buffers. In such a con ventional ring oscillator, the required 180° phase shift at DC is provided by using an odd number of inverting 5,239,274 The use of an even number of differential buffers in a ring oscillator, however, does put some restrictions on the characteristics of the differential buffers. In particu lar, the differential gain of each buffer must always exceed the common mode gain or else the ring oscilla tor will be subject to the possibility of a lock-up condi causing both of the output lines 71, 72 to rise to the power supply voltage VDD. In such a case, the differ ential gain of the buffer is zero due to the total cutoff of current through the buffer. The common mode gain, however, is negative in this case. In a similar fashion, when both of the input lines 69, 70 are at the power supply voltage VDD, then the PMOS transistors 65, 67 will have their channels rendered entirely non-conduc tive, causing the output lines 71, 72 to assume the sub strate voltage VSS. Therefore, the differential gain is again zero due to the complete cutoff of current through the buffer 60, and the common mode gain is again negative. This negative common mode gain and lack of differential mode gain may cause a lock-up con dition in a ring oscillator having an even number of such In view of the above, there has been described a differential buffer compatible with the standard CMOS digital logic manufacturing process. This differential buffer provides a pair of precise complementary phase signals. Either an odd or an even number of these differ ential buffers can be wired in a ring to make a voltage controlled oscillator providing multiple phases pre cisely subdividing a 360 interval. These precise multi ple phases can be used as sampling clocks to achieve very high effective sampling rates. The speed of data sampling and clock recovery in a CMOS integrated circuit can therefor be increased by an order of magni tude. A voltage-controlled ring oscillator having an even number of stages permits the direct synthesis of four clock phases which are used in some digital logic chip designs.
What is claimed is:
1. A multi-phase voltage-controlled oscillator com prising: a ring of differential buffers; each of said differential buffers having a current control input for regulat ing current through the differential buffer, a pair of differential outputs, and a pair of differential inputs, at least one of said differential inputs being con nected to at least one differential output of a prior one of said differential buffers in said ring; and a control voltage input connected to each of said current control inputs of said differential buffers in said ring for simultaneously adjusting current through all of said differential buffers in said ring in response to a control voltage on said control volt age input; wherein said ring of differential buffers has an even number of said differential buffers, and each of said differential buffers includes: a pair of CMOS inverters, each of said inverters including a PMOS transistor and an NMOS tran sistor, and each of said inverters having a respec tive one of said differential inputs and having a respective one of said differential outputs; a PMOS current source transistor sourcing current to both of the CMOS inverters; and an NMOS current sink transistor sinking current from both of the CMOS inverters.
2. A multi-phase voltage-controlled oscillator com prising: a ring of differential buffers; each of said differential buffers having a current control input for regulat ing current through the differential buffer, a pair of differential outputs, and a pair of differential inputs, at least one of said differential inputs being con nected to at least one differential output of a prior one of said differential buffers in said ring; and control voltage input connected to each of said current control inputs of said differential buffers in said ring for simultaneously adjusting current through all of said differential buffers in said ring in response to a control voltage on said control volt age input; wherein said ring of differential buffers has an even number of said differential buffers, and each of said differential buffers includes: a pair of CMOS inverters, each of said inverters including a PMOS transistor and an NMOS tran sistor, and each of said inverters having a respec tive one of said differential inputs and having a respective one of said differential outputs; 5,239,274 9 a PMOS current source transistor sourcing current to both of the CMOS inverters; and an NMOS current sink transistor sinking current from both of the CMOS inverters; and wherein said multi-phase voltage-controlled oscilla tor further includes means for avoiding a possibility of a lock-up condition in said ring of differential buffers.
3. The multi-phase voltage-controlled oscillator as claimed in claim 2, wherein said means for avoiding a possibility of a lock-up condition comprises a threshold bias generator supplying a threshold bias signal to one of the differential inputs of each of said differential buffers in said ring of differential buffers.
4. The multi-phase voltage-controlled oscillator as claimed in claim 2, wherein said CMOS transistors are standard digital logic CMOS transistors causing said possibility of a lockup condition in said ring of differen tial buffers.
5. A multi-phase voltage-controlled oscillator com prising: a ring of differential buffers; each of said differential buffers having a current control input for regulat ing current through the differential buffer, a pair of differential outputs, and a pair of differential inputs, at least one of said differential inputs being con nected to at least one differential output of a prior one of said differential buffers in said ring; and control voltage input connected to each of said current control inputs of said differential buffers in 
